
82

APPLN. FILING DATE: SEPTEMBER 20, 2001

**IULTI-TIER SYSTEM BUS** 

TITLE: TWO LEV



SHEET 3 of 12

APPLICATION SERIAL NO: UNASSIGNED

INVENTOR(S): GREGORY S. ANDRE

APPLN. FILING DATE: SEPTEMBER 20, 2001 TITLE: TWO LEVEL WULTI-TIER: SASTEIM BUS

FIGURE 4

ह्व ह्व मिंग हिंदी 454 425 Module 0 446 440 *₹* (Fills TPA Bus Chip Buffer) S 5 435 Write Burst SC Request 40C SBDALO 40% SRBBO\* 410 SRBB1\* 事2 CLK. 416 SBG1\* 404 SBRO\* 412 SBG0\* 450 SABB\* 422 SDBB\* 414 SBR1\* 418 SAD(63:0) 9 <del>7</del>

**SHEET 4 of 12** 

APPLICATION SERIAL NO: UNASSIGNED

APPLN. FILING DATE: SEPTEMBER 20, 2001
TITLE: TWO LEVEL MULTI TIER SYSTEM BUS
INVENTOR(S): GREGORY S. ANDRE

ER 20, 2001

TITLE: TWO LEVEL MULTI-TIER SYSTEM BUS

INVENTOR(S): GREGORY S. ANDRE

APPLICATION SERIAL NO: UNASSIGNED

SHEET 5 of 12





FIGURE 5

,829 **b**h) SHEET 6 of 12 Module 6 (41) TITLE: TWO LEVEL MILL FI-TIER SYSTEM BUS [] INVENTOR(S): GREGORY S. ANDRE 634. ,638 58 . APPLICATION SERIAL NO: UNASSIGNED <u>,</u> 8 289 789 2 SC Requests Bus for Write Burst 632 ઠ્ઠ Module 0 TPA Module Bus Request 8 829 MDBB\* 620 MBG0\* 6.12 SAD(63:0) GIS MBRO\* 622 MAD(63:0) 624 MABB\* \$16 SDBB\* 614 SABB\* 608 SBR1\* 602 CLK 604 SBRO\* 610 SBG1\* 8

APPLN. FILING DATE: SEPTEMBER 20, 2001

160 438 252 754 Mod SHEET 7 of 12 TITLE: TWO LEWEL IN THE THERS X STEEM BUS ON INVENTOR(S): GREGORY S. ANDRE 8° £, APPLN. FILING DATE: SEPTEMBER 20, 2001 APPLICATION SERIAL NO: UNASSIGNED Modul (Fills TPA Bus Chip Buffer) 8 8 2 Data 734 SC Request Tor CLK. 710 SBG1\* 712 SAD(63:0) 714 SABB\* ₹16 SDBB\* Toll SBRO\* 1098S 90L ने॰ ई SBR1\*



F16326 8


APPLN. | SEPTEMBER 20, 2001

TITLE: The LEVEL MULTI-TIER SYSTEM BUS

INVENTOR(S): GREGORY S. ANDRE


APPLICATION SERIAL NO: UNASSIGNED SHEET 9 of 12

700



APPLN. FILE DATE: SEPTEMBER 20, 2001
TITLE: TWEEVEL MULTI-TIER SYSTEM BUS
INVENTOR(S): GREGORY S. ANDRE
APPLICATION SERIAL NO: UNASSIGNED SHEET


SHEET 10 of 12.



APPLN. FILIT ATE: SEPTEMBER 20, 2001
TITLE: TWO LEVEL MULTI-TIER SYSTEM BUS
INVENTOR(S): GREGORY S. ANDRE
APPLICATION SERIAL NO: UNASSIGNED SHEET

**SHEET 11 of 12** 

FIGURE



00 |

INVENTOR(S): GREGORY S. ANDRE

SHEET 12 of 12 APPLICATION SERIAL NO: UNASSIGNED

0021

7 102 8021 なとして 7 1216 PPC Bus Interface PPC Bus Interface TP Bus Gateway TP Bus Gateway 204 Temporal Processor Temporal Processor CY78991 CY7B991 PPC Bus Interface PPC Bus Interface PPC Bus Interface PPC Bus Interface 721212 2121B PPC Bus Interface PPC Bus Interface TP Bus Gateway TP Bus Gateway 2021 9021-Temporal Processor Temporal Processor CY78991 CY78991 PPC Bus Interface PPC Bus Interface PPC Bus Interface PPC Bus Interface Bulk Memory Module Sensor Interface 210 SBI LPGA SBI LPGA P 0 CY7B991 System Controller CLK\_20Mhz {-120} IDT48805B

F16028 12